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A New Family of Multi-Output DC-DC Converter Topologies to 
Supply an Asymmetrical Four-Level Diode-Clamped Inverter 
 
Arash A. Boora, Firuz Zare, Arindam Ghosh 
Abstract-Multi-level diode clamped inverters have the challenge of capacitor 
voltage balancing when the number of DC-link capacitors is three or more. On 
the other hand, asymmetrical DC-link voltage sources have been applied to 
increase the number of voltage levels without increasing the number of switches. 
An appropriate multi-output DC-DC converter can resolve the problem of 
capacitor voltage balancing and utilize the asymmetrical DC-link voltages 
advantages. Furthermore, there is a possibility of operation at high modulation 
index despite reference voltage magnitude and power factor variations. 
A family of multi-output DC-DC converters is presented in this paper. The 
application of these converters is to convert the output voltage of a PV panel to 
regulate DC-link voltages of an asymmetrical four-level diode clamped inverter 
utilized for domestic applications. To verify the versatility of the presented 
topology, simulations have been directed for different situations and results are 
presented. Some related experiments have been developed to examine the 
capabilities of the proposed converters. 
 
I. Introduction 
Symmetrical Diode-clamped multi-level inverters (Fig.1a) with n equal DC-link 
voltages may produce up to 2n+1 voltage levels at their outputs. Having 
asymmetrical DC-link voltages either by several input voltage sources or DC-DC 
converters, may increase the number of output voltage levels with the same number 
of switches  (Nami et al., 2008, Kadir and Hus 
sien, 2005, Mariethoz and Rufer, 2004, Song-Manguelle, 2001) 
Conventionally, there is a single DC source (Vin) connected to several capacitors 
with no DC-DC converter. The capacitors must be balanced to be equal to Vin/n by 
the inverter control strategy (dashed lines show the conventional method of 
connection without DC-DC converter). 
According to literature (Pou et al., 2005, Adam et al., 2008, Yazdani and Iravani, 
2006) large input capacitors are required to keep the ripple of DC-link voltages at 
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acceptable levels. Also there is a considerable dependency between modulation 
index, power factor, and the possibility of DC-link capacitor voltage balancing 
(Khajehoddin et al., 2008, Busquets-Monge et al., 2008). The modulation index is 
defined as the ratio of the magnitude of the fundamental component of the inverter 
load voltage to total DC-link voltages. 
 
 
 
Figure 1:  four-level diode-clamped multi-level inverter with DC-DC converter as supplier  
 
 
Having a control strategy, which considers switching between adjacent switch 
combinations to minimize switching loss, the modulation index is limited by load 
current angle and should be below specific limits to let the DC-link voltage balancing 
strategy perform. For example,  for pure resistive load, the modulation index is 
below 0.637. 
Some works suggesting auxiliary hardware to balance DC-link voltages are 
presented in (Nami et al., 2008, von Jouanne et al., 2002, Newton and Sumner, 1998, 
Busquets-Monge, S. et al.). In (von Jouanne et al., 2002, Newton and Sumner, 1998, 
Busquets-Monge, S. et al.), there is no step up/down and the total DC-like voltages 
are equal to input voltage. Therefore, they are not perfect designs for circumstances 
with highly variable input voltage (PV source multi-level inverters) or applications of 
multi-level inverters with highly variable output voltage (motion control).  
In (Nami et al., 2008), a multi-output Boost converter is presented and has been 
suggested to supply a four-level single-phase diode-clamped inverter. However, with 
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deeper circuit analyses, it can be observed that multi-output Boost topology fails to 
supply a middle DC-link capacitor for high power factor loads. The reason may be 
observed in Fig. 2a. When C2 is charging, C1 is also charging. Therefore, the load 
connected across C1 must be more than the load for C2 to let the converter operate in 
steady state.  
The reference (von Jouanne et al., 2002) has not suggested any topology for more 
than two DC-link capacitors. The capacitor voltage balancer introduced in (Busquets-
Monge, S. et al.)  is shown in Fig. 2b. 
A combination of the balancer introduced in (Busquets-Monge, S. et al.) with a 
conventional boost converter which steps up the source voltage, consumes more 
passive (two inductors) and active (2 diodes and 1 or 2 switches) elements than the 
topology presented in this paper. The extra inductors increase the size, weight, and 
expense of the whole system. The topology presented in this paper is single-inductor, 
which is preferred to the topology illustrated in Fig. 2b because of its physical 
characteristics and from commercial point of view.  
In addition, the concept of the topology presented in this paper is to supply DC-link 
capacitor as much as the inverter demands directly from the inductor current. 
However, the balancer allows the DC-link voltage to turn unbalanced and then 
operates the balancer switches to regulate output voltages. Therefore, there is 
redundant power transfer (from the main source to DC-link capacitors by the Boost 
converter and then, between DC-link capacitors through the balancer) which causes 
more ripple on DC-link voltages compared to the topology presented in this paper. 
Additionally, higher number of switches and redundant power transfer causes extra 
switching and conduction loss. 
Investigating other multi-output DC-DC converter  topologies in literature, separate 
loads are usually considered to be supplied by multi-output converters (Chen;, 2009, 
Yilei et al., 2005, Oliver et al., 2006, , Parayandeh et al., 2006). Therefore, their 
outputs are not connected in series as in (Nami et al., 2008, Boora et al., 2008)  and 
they are not designed to supply multi-level inverters. 
 80
 
(a)  (b) 
Figure 2: a) multi-output Boost converter b) DC-link voltage balancer and Boost converter. 
 
Presented topologies in this paper can regulate DC-link voltages asymmetrically and 
independent from input voltage variation so they may boost input voltage to achieve 
DC-link voltages higher than the (von Jouanne et al., 2002, Newton and Sumner, 
1998, Busquets-Monge, S. et al.)  for the same input voltage. Additionally, it has 
been designed to supply more current to C2 than C1. On the other hand, the proposed 
converter may utilise a higher modulation index since the level of DC-link voltages 
may be reduced when the magnitude of reference voltage of the multi-level inverter 
is reduced. 
A family of DC-DC converters have been proposed to supply the mentioned 4-level 
diode-clamped inverter with asymmetrical DC-link voltages to achieve an extra level 
and balance the voltages of the DC-link capacitors. The proposed topologies are 
shown in Fig. 3. The aimed application is residential utilization of PV panels, which 
requires operating with residential voltage and unidirectional power flow. Utilizing 
the combination of asymmetrical four-level diode-clamped inverter and proposed 
converters as the intermediate between PV panel and the final load, high power 
factor loads may be supplied with higher quality and lower Electro-Magnetic 
Interference (EMI). 
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(a) Basic three-output voltage-sharing converter 
 
(b) Buck three-output voltage-sharing converter 
 
(c) Boost three-output voltage-sharing converter  
 
Figure 3: Proposed voltage sharing topologies 
 
A four-level diode-clamped inverter (Fig. 1) can be connected to one of the 3-Output 
Voltage Shearing (3OVS) converters, which are illustrated in Fig. 3.  
In this paper, steady-state equations for the above-mentioned cases are extracted to 
show the operating range of the converters, with an asymmetrical four-level diode-
clamped inverter as the main application.  
Since the 3OVS converters can control the level of their output voltages, there is the 
possibility of working with a high modulation index despite varying reference 
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voltage of the inverter and high power factor of the load. High modulation index has 
advantages of lower THD. Varying input voltage (for example, PV applications in 
different shading conditions) may force conventional multi-level inverters to widely 
change their modulation index and affect output quality and THD  (Daher et al., 
2008).  Moreover, utilising a DC/DC converter which can regulate DC-link voltage 
to keep the modulation index high, can reduce the shaft voltage of inverter driven 
motors (Erdman et al., 1996, Fei, 2000) while their speed is controlled by voltage 
amplitude and frequency (for example constant V/f speed control). 
 
II. Switching configurations 
Switching configurations of the proposed multi-output DC-DC converters are 
illustrated in Fig. 4.  
 
Figure 4: Switching configurations of the proposed converters 
 
 
The configurations in the solid blue box are possible switching configurations of 
Basic-3OVS converter. The red (-.-) box is for the Boost-3OVS converter. Green (--) 
box is for the Buck-3OVS converter.  
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On examining the six switching configurations of Basic-3OVS, it can be observed 
that C2 (by switching state “1”), and C1 (by switching state “3”) can be charged 
individually. Besides, C1 may be excluded when C2 and C3 are charging (by 
switching state “2”). As will be confirmed with steady state equations, these 
switching configurations for the 3OVS converters provide promising candidates for 
supplying an asymmetrical four-level diode-clamped inverter. 
The switching states “6”, “7”, and “8” let the Buck-3OVS chop the input voltage and 
step down output voltages. The switching state “10” lets the Boost-3OVS converter 
increase the inductor current and step up output voltages. 
Examining the converter presented in (Nami et al., 2008) (Fig. 2a), switching states 
3, 4, 5, and 10 are all possible power paths of that topology. Here it is clear that there 
is no path to charge C2 without charging C1. Therefore, when the power factor of the 
inverter load is close to 1, the multi-output Boost topology fails to balance 
asymmetrical DC-link voltages.  
Table I shows the switching states in relation to the condition of each switch. 
Additionally, the charging or discharging of capacitors and the inductor in each state 
are shown. The name of each switching state is noted in Table I which, corresponds 
with  Fig. 4 and Fig. 5. 
 
Table 1: switching state of each switch at each switching configuration  
and charging condition of capacitors an inductor. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5 illustrates the switching states in relation to output currents and the input 
current in the steady state. The narrow-dashed red line is the inductor current when 
the ripple is neglected. The output currents and the input current are illustrated in the 
bold red line.  
S7 S3 S4 D5 S1 D6 S2 
D2 
name C1 C2 C3 L 
- 1 0 0 0 - 1 0 ▼ ▼ ▼ ▬ 
- 0 1 0 0 - 1 1 ▼ ▲ ▼ ▼ 
- 0 0 1 0 - 1 2 ▼ ▲ ▲ ▼ 
- 1 0 0 1 - 0 3 ▲ ▼ ▼ ▲ 
- 0 1 0 1 - 0 4 ▲ ▲ ▼ ▲ 
- 0 0 1 1 - 0 5 ▲ ▲ ▲ ▲▼ 
- 1 0 0 0 1 0 6 ▲ ▼ ▼ ▼ 
- 0 1 0 0 1 0 7 ▲ ▲ ▼ ▼ 
- 0 0 1 0 1 0 8 ▲ ▲ ▲ ▼ 
1 0 0 0 0 - 1 9 ▼ ▼ ▼ ▲ 
1 0 0 0 1 - 0 10 ▼ ▼ ▼ ▲ 
▼Discharge 1 conducting 
▲Charge  0 blocking 
▬Steady  - No Switch 
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Figure 5: Gate signals, switching states and output currents for Basic, Buck, and Boost 3OVS 
converters 
 
Comparing output currents and input current with the switching of input and output 
switches, it may be observed that Input switches (S1, S2/D2, and D6) are 
complementary and output switches (S3, S4, D5, S7) are complementary. i2(t) and i3(t) 
are totally controlled by output switch S4 and diode D5. iin(t) is solely controlled by 
input switch S1. i0(t) and i1(t) are controlled by both input and output switches. 
To realise the proposed converter requirements, forward blocking voltage is listed in 
Table 2. 
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Table 2: Blocking voltages 
Basic-3OVS 
S1 S2 D2 S3 S4 D4 D5 D6 S7 
Vin-V1 No Switch Vin-V1 V2+V3 V3 V2 V2+V3 No Switch No Switch 
Vin-2V  No Switch Vin-2V 2V V V 2V No Switch No Switch 
Boost-3OVS 
S1 S2 D2 S3 S4 D4 D5 D6 S7 
Vin-V1 No Switch Vin-V1 V2+V3 V3 V1+V2 V1+V2+V3 No Switch V1+V2+V3 
Vin-2V No Switch  Vin-2V 2V V 3V 4V No Switch 4V 
Buck-3OVS 
S1 S2 D2 S3 S4 D4 D5 D6 S7 
Vin V1 Vin-V1 V2+V3 V3 V2 V2+V3 Vin No Switch 
Vin 2V Vin-2V 2V V V 2V Vin No Switch 
 
III. Four-level single-phase inverter as the load 
As presented in (Nami et al., 2008) and will be considered in this paper, the DC-link 
voltages of the asymmetrical inverter are V1=2V, V2=V, and V3=V where V is the 
voltage level. This pattern of voltages is not definite and may be altered to achieve a 
higher quality or lower reverse voltage blockage on switches. For the proposed DC-
link voltages (V1=2V, V2=V, V3=V), the output voltages of the inverter would be 0, 
±V, ±2V, ±3V, and ±4V. In addition, with the mentioned inverter DC-link voltages, 
the inverter may be switching with adjacent switch combinations. When the voltage 
level changes, only one switch of the inverter turns on/off so, the switching loss will 
be minimised. The adjacent switch combinations are illustrated in Fig. 6b by double-
sided arrows. 
Before formulating the equations, it is required to model the asymmetrical four-level 
diode-clamped inverter as a load for the proposed 3OVS converters. Fig. 6 shows the 
instantaneous load of Basic-3OVS converter when the inverter operates between 
adjacent output voltage levels. Let us assume the fundamental component of the 
output voltage of the inverter is; 
 
 tsinV)t(v M          (1) 
          
Where, VM and ω are the magnitude and frequency of the fundamental component of 
the reference output voltage of the inverter. For example, when the inverter load is 
connected to switch combination of “4V” in Fig. 6b, output currents are given as 
follows. 
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Where, IM and φ are the magnitude and the phase of the load current. Output currents 
for other load connections are given in Fig. 6b.  
Explaining the operation of the asymmetrical four-level diode-clamped inverter 
shown in Fig. 6b, the double-sided arrows illustrate the switching between output 
voltage levels (4V, 3V, 2V, V, 0). As far as v(t) is between each two levels,  
switching between the two relevant configurations (Fig. 6b) is performed by the 
inverter. By switching the inverter according to double-sided arrows in Fig 6b, the 
adjacency between voltage levels will be guaranteed. 
As may be observed in Fig. 6b when the inverter switches between its voltage levels, 
the output currents (i3(t)-i0(t)) of the 3OVS converters switch between i(t), 0, and –
i(t). Where, i(t) is the inverter load current.   
Negative levels will be achieved with the same connections as positive levels. The 
only difference is that the inverter flips the load polarity for negative voltage levels. 
θ1, θ2, and θ3 illustrated in Fig 6a are the exact phases during which the inverter 
reference crosses the output voltage levels (V, 2V, and 3V). 
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 So for 3V<VM<4V; 
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    (4) 
These equations are directly extracted from Fig. 6.  For 2V<VM<3V, the 5-level 
portion in Eq. 4 will be omitted and, the inverter will be working with 4-level 
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performance. Steady state equations are developed for Basic, Buck, and Boost 3OVS 
together. 
Considering steady state condition which implies that capacitor voltages are constant 
and capacitor currents are zero, output currents (i0(t), i1(t), i2(t), and i3(t)) are given as 
functions of the inductor current and duty cycles in Eq. 5. This equation is sufficient 
to develop the model of the combination of 3OVS converters and single-phase 
asymmetrical four-level diode-clamped inverter. However, dynamic equations of the 
proposed converters, which may be used to study dynamic aspects of the 
combination and present the proposed converters from a functional point of view, are 
presented in the Appendix. 
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 (b) 
Figure 6: a) the voltage levels of the inverter b) connection of inverter load to 3OVS in different 
levels. Double-sided arrows show adjacent switch configurations. Faded switches are turned off. 
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Where, Dj(t) is the duty cycle of switch Sj or diode Dj. The duty cycle of each 
switch/diode is defined as the ratio of the on-time of that switch/diode to the 
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switching cycle (sum of on-time and following off-time) of that switch/diode.  In the 
Basic-3OVS converter, D7(t)  and D6(t)  are zero. In the Boost-3OVS converter, D6(t)  
is zero and in the Buck-3OVS converter, D7(t)  is zero. Assuming an inverter as a 
load for the 3OVS converters, input/output power equality is valid in a half period of 
inverter voltage reference. Thus: 
    ttP
T
ttP
T
TT
outin    22 00 22       (6) 
   cosIVttiV
T MMinin
T
2
12 2
0
       (7) 
 
To complete power equality equations, input current (iin(t)) must be calculated as a 
function of the inverter load current and the duty cycles. The input current as a 
function of the inductor current is; 
 
     titDti Lin 1         (8) 
 
According to Eq. 5 and Eq. 8, iin(t) is given as follows. 
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Thus; 
 
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i0(t) is included in Fig. 6a. Examining Fig. 6a in relation to Fig 6b, i0(t) is determined 
as Eq. 11 because the load current is conducted to i0(t) when v(t) is above 2V and  
i0(t) is 0 for v(t) below 2V. Therefore; 
 
 










t
ttsinI
t
)t(i M
2
22
2
0
0
00      (11) 
 
An example of i0(t) is illustrated in Fig. 6a. 
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Therefore, the power equality equation is: 
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In equation 12, between θ2 and π-θ2; 
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Where, for steady state condition α is constant because S1, D6 or S7 are operating to 
validate power equality. The ratio of  D1(t )/(D1(t)+D6(t)) in Buck-3OVS is kept 
constant to reduce the average of the input voltage and reduce the input power and 
the ratio of  D1(t )/(D1(t)-D7(t)) in Boost-3OVS is kept constant to boost the inductor 
current and increase the input power.  So; 
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Solving this equation results in: 
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Applying Eq. 3 for θ2; 
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Where, the fraction of D1(t)/(D1(t) +D6(t)-D7(t))  is considered constant. Examining 
the topology of Boost-3OVS in Fig.3c, when S1 is turned on D2 should not be 
conducting. Therefore;  
2
2 inin
VVVV        (17) 
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Interestingly based on averaging over fundamental frequency, it is evident from (16) 
that V is not constrained by φ and thus the performance of the 3OVS converters is 
not affected by the power factor of the load.  
Fig. 7a shows VM and voltage levels of V, 2V, 3V, and 4V.  To have a measure of 
output voltage levels in comparison with Vin , the level of  αVin is given in Fig. 7a. 
This level is equal to Vin for Basic-3OVS (D6(t)=D7(t)=0). αVin is more than Vin for 
Boost-3OVS and less than Vin for Buck-3OVS.  
 
(a) 
  
(b) 
Figure 7: a) the graph of the relationship between voltage levels and VM 
b) The relationship between the angle of load current and modulation index with and without 3OVS 
converters 
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The number of the levels the inverter can use depends on Eq. 16. Formulating the 
condition of over modulation (VM>4V) and the condition of 5-level (0, V, 2V, 3V, 
4V) performance (4V>VM>3V) Eq. 18 is developed. The fact that by the reduction of 
VM the number of voltage levels do not drop below four levels (0, V, 2V, 3V) is 
another advantage of the combination of the 3OVS converter and asymmetrical four-
level inverter.  
Fig. 7b shows the dependency of the modulation index (VM /4V) to the load current 
angle in cases of conventional four-level diode clamped inverter (in Black line),  4-
level performance of the combination of the proposed converters and four-level 
diode-clamped inverter (in Blue line), and 5-level performance of the combination of 
the proposed converters and four-level diode-clamped inverter (in Red line). 
Downward arrows on the black line show that this line is the maximum possible 
modulation index. Upward arrows on blue and red lines show that those lines are the 
minimum possible modulation index.  
As illustrated in Fig. 7b with 4-level and 5-level operations, the modulation index has 
increased to above 0.75 and 0.8 respectively.  The bold black curve shows the limit 
of the modulation index as a function of load angle for the direct connection of input 
voltage to DC-link capacitors (conventional four-level diode-clamped inverter). 
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For Basic-3OVS, where D6(t)=D7(t)= 0, thresholds of over modulation (VM-OM) and 
4-level performance (VM-4L) are constant. (Eq. 19) 
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For VM >VM-OM , over modulation happens and for VM<V4L, 4-level performance 
happens. On the other hand, Buck-3OVS converter applies D6(t) and reduces V  to 
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increase the 5-level working area, when VM is reduced below VM-4L and  Boost-
3OVS   applies D7(t)  to increase V when VM  is increased  over VM-OM  to increase 
modulation range.  
As a result, the inverter can have 5-Level performance for VM >VM-OM with a Boost-
3OVS, and 5-Level performance for VM<VM-4L with a Buck-3OVS.      
From an economical point of view, the combination of 3OVS and four-level diode-
clamped inverter has three or four extra switches and an inductor in comparison with 
conventional four-level structure. However, by controlling the asymmetrical DC-link 
voltages of the inverter, an extra level will be achieved which improves the quality of 
the combination compared with symmetrical five-level diode-clamped inverters, and 
economically justifies the proposal of this combination. Besides, advantages of 
balanced inverter DC-link voltages, with small capacitors and a high modulation 
index for a wide range of VM (0 to 4V), are also achievable.  
Next section describes the control strategy proposed to realize capabilities of 
proposed 3OVS converters for supplying an asymmetrical four-level diode-clamped 
inverter. 
 
IV. Control Strategy 
As the modelling suggests there is the capability to supply DC-link capacitors of an 
asymmetrical four-level diode- clamped inverter with proposed topologies. However, 
a simple hysteresis based control strategy may operate the proposed converters to 
supply an asymmetrical four-level diode-clamped inverter. The single parameter, 
which needs to be determined before applying the hysteresis method, is the voltage 
level (V). As has been mathematically carried out, the Basic-3OVS converter 
monitors VM and Vin and uses Equation (16) for α=1 to calculate V. on the other 
hand, Buck-3OVS converter applies D6(t) to reduce α to below 1 and reduce voltage 
level from Equation (16) as a result. Boost-3OVS converter applies D7(t) to increase 
α to above 1 and increase the voltage level (V) as a result. 
For each one of the three introduced converters, a control strategy has been 
developed and applied in simulation results. The control strategies are designed to 
handle the combination of four-level diode-clamped inverter and one of 3OVS 
converters. A simplified block diagram and a flowchart for the control strategy of 
each 3OVS are presented. In the flowchart, vB is allowed voltage error for  DC-link 
 94
voltages V2 and V3. For V1, 2vB is considered as the allowed voltage error. iB is the 
allowed current error in cases of Buck-3OVS and Boost-3OVS converters. In the 
flowchart, vB is allowed voltage DC-link voltages V2 and V3. For V1, 2vB is 
considered as the allowed voltage error. iB is the allowed current error in cases of 
Buck-3OVS and Boost-3OVS converters. The choice of vB and iB depends on the 
particular application. 
 kvi is the gain applied to modify the reference voltage level (V). kiv is the gain 
applied to modify the reference of the inductor current based on DC-link voltage 
errors. kii is the gain applied to modify the reference of the inductor current based on 
the difference between the inductor current and output current magnitude (IM). 
 
A.  Basic-3OVS 
As clarified in the previous section, the DC-link capacitor voltages are dependant on 
VM when a Basic-3OVS controls them (Eq. 15, 16 when D6(t)=D7(t)=0). Therefore, 
the reference voltage level V is the controlling parameter to keep the input power 
equal to the output power (Pout= VMIM cosφ).  
Fig. 8a shows the block diagram of control strategy for the Basic-3OVS. 
The “Reference V” block collects the inductor current (iL(t)) and the inverter load 
current (i(t)). As mentioned before, the inductor voltage average in steady state is 
zero in a half period of the inverter reference, therefore iL(t) has some harmonics 
with 2ω frequency in addition to its DC level and switching frequencies (Fig. 9). 
Therefore, the “Reference V” block in Fig. 8 tries to stabilise the inductor current in 
a half cycle of the inverter reference period by changing the reference V as illustrated 
in Fig. 9. The reference V is changed when the reference voltage of the inverter 
crosses zero. i(t) and iL(t) are shown in Fig .8 and Fig. 9. 
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Figure 8: a) the block diagram of Basic-3OVS control strategy 
b) The control flowchart of Basic-3OVS control strategy 
 
The S1 and S4  switches and diode D5 are operating to control the DC-link voltages 
(V1=2V, V2=V, V3=V). Moreover, switching signals come from “Voltage Control” 
block, which collects the DC-link voltages and drives the switching signals 
accordingly. A flowchart detailing the control strategy of the Basic-3OVS converter 
is presented in Fig. 8b. Explaining the decisions made in the flowchart, when V1 
drops below 2V-2vB the controller interprets that output current i1(t) driven by the 
inverter has been increased. From equation (5), D1(t) should increase to compensate 
for increased i1(t). Therefore, switch S1 turns on to increase D1(t). On the other hand, 
when V1 has increased over 2V+2vB, S1 turns off to decrease D1(t) and decreased 
i1(t) according to (5). Other decisions made in the flowchart can be explained by 
equation (5) as well. Decrease and increase in V2 and V3 are compensated by 
increase and decrease in D4(t) and D5(t) respectively. 
Examining Fig. 9, the function of 3OVS converter can be understood as transferring 
the ripple on the DC-link capacitors to the current ripple on the inductor. 
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This improvement preserves the quality of the inverter performance when the power 
factor and VM change. 
 
 
Figure 9: The current of 3OVS inductor in relation to output voltage and current of the inverter and 
reference voltage level (V) 
 
B. Buck-3OVS 
Buck-3OVS has an input switch which can chop the input voltage to satisfy the 
power equation by utilising D6(t) in (Eq. 15, 16 when D7(t) =0). So, the voltage level 
(V) may be chosen arbitrarily as far as:  
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in
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(20) 
In other words, the control system applies diode D6  to stabilize the inductor current 
by controlling the input power of the Buck-3OVS. According to equations (13, 14) 
when D6(t) increases the input power reduces.  
Fig. 10a shows the block diagram of Buck-3OVS control strategy. Comparing the 
control strategy of Basic-3OVS and Buck-3OVS, the main difference is the constant 
reference V in Buck-3OVS. The extra switch of Buck-3OVS is used to control power 
equality. So, the controlled parameter in Buck-3OVS converter is output voltages, 
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and its reference may be chosen according to VM  (Eq. 21) to set the modulation 
index to 1. 
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 A flowchart detailing the control strategy of the Basic-3OVS converter is presented 
in Fig. 10b.  The controller generates the reference of the inductor current by 
examining the sum of DC-link voltages and inverter load current. The reference 
inductor current will be increased when DC-link voltages have not reached their 
reference. The reference inductor current will be reduced when the inductor current 
is more than the peak of the inverter load current. The inductor current is controlled 
by switching the inductor current path between S1 and D6. When the inductor current 
increases over iref(t)+iB, the controller turns S1 and S2 off to force the inductor current 
to conduct from D6 and decreases since the inductor voltage is negative when D6 is 
conducting. According to equation (16), increase in D6(t) reduces α, V, and input 
power (Pin). When the inductor current reduces to below iref(t)-iB, the controller turns 
S1 on to increase the inductor current by increasing the input power. 
The controller controls output voltages based on equation (5) and utilizing a 
hysteresis method as has been explained for Basic-3OVS converter and is illustrated 
in Fig. 10b. 
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Figure 10: a) the block diagram of Buck-3OVS control strategy 
b) The control flowchart of Buck-3OVS control strategy 
 
C.  Boost-3OVS 
Boost-3OVS has an extra output switch, which can be utilized to increase the 
inductor current the same as a conventional boost converter. According to (16, 17), 
the voltage level (V) may be chosen arbitrarily as far as: 
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The control system produces the reference inductor current by examining output 
voltages (controlled parameters with references suggested in Eq. 21). Moreover, it 
utilises switch S7 to control the inductor current. Fig. 11a shows the block diagram of 
the Boost-3OVS control strategy. 
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ure 11: a) the block diagram of Boost-3OVS control strategy 
b) The control flowchart of Boost-3OVS control strategy 
 
As observed in Fig. 11a, the controller requires examining the total DC-link voltage 
to decide if it has reached the voltage reference. Accordingly, the “Current Control” 
block varies the inductor current reference and utilises S7 to reach the inductor 
current reference. 
The same as the Basic-3OVS control strategy, the DC-link voltages are controlled by 
the switching of S3, S4, S1 with signals coming from “Voltage Control” block. The 
controller regulates output voltages based on equation (5) and utilizing a hysteresis 
method as has been explained for Basic-3OVS converter and is illustrated in Fig. 
11b. 
A flowchart detailing the control strategy of the Boost-3OVS converter is presented 
in Fig. 11b.  The controller generates the reference of the inductor current by 
examining the sum of DC-link voltages and inverter load current. The reference 
inductor current will be increased when DC-link voltages have not reached their 
reference. The reference inductor current will be reduced when the inductor current 
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is more than the peak of the inverter load current multiplied by the factor of VM /Vin. 
When v(t) is close to VM, Boost-3OVS  is operating like a boost converter with an 
output voltage of VM, output current of IM, and input voltage of Vin, so the inductor 
current must be VM /Vin times more than load current.  
The inductor current is controlled by operation of S7 and S1 as is illustrated in Fig. 
11b. Same as a conventional Boost converter when S7 and S1 are turned on the 
inductor voltage is positive and its current increases linearly with time. D7(t) 
increases α, V, and input power (Pin) according to equation (16). 
The block diagrams presented in this section are representative of the performance of 
the control system when the converter is settled in steady state condition. The start-
up routine of the proposed combination of 3OVS converters and four-level diode-
clamped inverter is not included in this paper for the sake of simplicity. 
 
V. Simulation Results 
Simulations have been directed to illustrate the performance of the proposed 
converters for variable VM and loads with different power factors. In addition, a 
simulation with non-linear load has been conducted. 
 The inverter voltage reference has been changed to show different working points of 
the 3OVS converters and transients from one voltage reference to another. 
Additionally, the load power factor has been changed during the operation to 
illustrate the dynamic of the proposed converters when load changes. Moreover, 
output currents are illustrated. 
In the simulation results shown in Fig 12, Fig. 14, and Fig. 15, the reference 
frequency is 50Hz and the load is 10Ω resistance in series with 2mH inductance. The 
capacitance at the output of the 3OVS converters are C1=1mF, C2=2mF, and 
C3=1mF. The middle capacitor is larger to support the output current i2(t) which is 
more than the other output currents. The switching frequency of the inverter is 5kHz 
and the switching frequency of 3OVS converters does not rise above 2kHz because 
of adjusted hysteresis band. Vin in all cases is 200V.  
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(a) 
 
 (b) 
Figure 12: the simulation result for Basic-3OVS a) output voltage of the inverter, load current of the 
inverter and DC-link voltages b) output currents of the Basic-3OVS converter in comparison with load 
current   
 
Fig. 12a illustrates the steady state performance of Basic-3OVS. At 0.1s the 
reference voltage magnitude has changed from 210V to 100V, and at 0.16s the 
voltage magnitude has changed from 100V to 210V. V1, V2, and V3 have change 
according to Eq. 16 to keep power equality. When the reference voltage is 210V, the 
inverter is working in 5- level area (5L in Fig. 7). However, when the reference drops 
to 100V the inverter is working in a 4-level area (4L in Fig. 7). Fig. 12b illustrates 
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the average of output currents. The load current is also shown in all of slides to ease 
comparison. The Basic-3OVS converter has achieved to balance DC-link voltages 
despite imbalanced output currents. 
 
(a) 
 
(b) 
Figure 13: the simulation result for Basic-3OVS. Output voltage of the inverter, load current and DC-
link voltages,  
a) when the power factor of the load changes during operation  
b) when the characteristic of  non-linear load changes 
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Fig. 13a illustrates the response of the proposed combination to change of the power 
factor of the load. PF starts with the value of 0.8 lagging at 0.5sec it changes to 0.99 
lagging and at 0.56sec changes to 0.8 leading. The Basic-3OVS converter has 
regulated DC-link voltages regardless of PF changes. The PF of the load has changed 
by adding inductors parallel with the initial inductor of an RLC load.  
To examine the robustness of the proposed converters, a simulation has been 
developed to investigate the performance of the Basic-3OVS converter when the load 
is non-linear. Fig. 13b illustrates the results. The characteristics of the load have 
changed during the simulation and Basic-3OVS converter has achieved regulating 
DC-link voltages. However, for the Basic-3OVS converter the level of V changes 
slightly to keep power equality valid.  
Unlike Basic-3OVS, Buck-3OVS can apply D6(t) and reduce its output voltages to 
allow the inverter to work in a 5-level area when the voltage reference magnitude has 
reduced below VM-4L in Eq. 19 for D6(t)=D7(t)=0. 
Fig. 14 illustrates the steady state performance of Buck-3OVS. The input voltage of 
3OVS converter is 200V. The reference voltage has dropped from 210V to 100V at 
0.1s and has risen to 210V from 100V at 0.16s but the inverter has worked with five 
voltage levels at all times. Buck-3OVS can achieve a higher modulation index for 
lower VM.  
 
Figure 14: The simulation result for Buck-3OVS. Output voltage of the inverter, load current and DC-
link voltages. 
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Boost-3OVS applies S7 to boost DC-link voltages and increase the modulation range 
of the inverter. Considering Eq. 17, the Boost-3OVS converter is simulated and the 
results are presented in Fig 15. 
 
Figure 15: The simulation result for Boost-3OVS: Output voltage of the inverter, load current and DC-
link voltages  
 
Fig. 15 demonstrates the performance of Boost-3OVS (Fig. 3c). The input voltage of 
3OVS is 200V. The voltage reference of the inverter has dropped from 350V to 
250V at 0.1s and has risen from 250V to 350V at 0.16s.  
The Boost-3OVS converter has applied S7 to increase the DC-link voltages of the 
inverter, so it has achieved working in the 5-level area (Fig. 7).  
 
VI. Experimental results 
A laboratory prototype of Boost-3OVS is designed (Fig. 16). The controller has been 
developed using an NEC 32-bit 64MHz V850/IG3 microcontroller. Output 
capacitors are 2.2mF and the inductor is 7mH. Voltage level is 10V (V1=20V, 
V2=V3=10V) and input voltage is 25V. Switching frequency is around 3kHz. 
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Figure 16: hardware setting 
To validate the claimed capabilities of the proposed converter, an extreme test has 
been performed: a 100Ω resistor is used as the load. This load is manually switched 
to have different voltage levels.   
The connection of load to DC-link capacitors is shown in Fig 17a. Load voltage and 
current are shown in Fig 17b. Output voltages and inductor current are shown in Fig 
17c. 
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Figure 17: a) load connections b) load voltage and current c) inductor current and output voltages 
(a)               
 
(b)  
 
(c) 
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Fig. 17a, b, and c are synchronous. The load connection is shown in Fig. 17c as well. 
Applied load connections are chosen according to Fig. 6b to relate this experiment to 
the application of the asymmetrical four-level diode-clamped inverter. As observed 
in Fig. 17 the Boost-3OVS converter has achieved the regulation of output voltage 
despite imbalanced output currents. However, the controller has adjusted the inductor 
current for each load connection. 
The laboratory prototype is designed to show the ability of the converter to regulate 
all output voltage despite unbalance output current. Although the resistance of output 
load is 100Ω and the output current is between 100mA to 400mA, the time interval 
that the load is connected to the different terminals of the converter is 4 seconds, 
which is more than enough to discharge output capacitors or unbalance them. For 
example, when the load is connected across C2 that maintains 10V we have; 
 
VV.
mF.
mAsec
C
tIVI
t
VC LoadLoad 10818122
1004  
   (23) 
 
Because of laboratory restrictions, we cannot experiment high voltages and high 
powers but applying such a long connection time to each possible terminal and 
maintaining all output voltages proves the ability of the converter to balance DC-link 
capacitor voltages. 
Since this paper suggests the changing of DC-link voltages according to VM, the 
capability of the Boost-3OVS to track varying reference is also tested (Fig. 18). The 
voltage level changes between 15V and 22V as a triangular wave with two periods of 
4.4s and 2.2 s. 
 
Figure 18: Boost-3OVS following varying reference voltages.  
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A laboratory prototype of an asymmetrical four-level diode-clamped inverter is 
designed to conduct experiments on the complete combination of the Boost-3OVS 
converter and asymmetrical four-level diode-clamped inverter. Fig. 19 illustrates the 
results of this experiment for two different loads. In Fig. 19a and 19b, the load 
current has a magnitude of 0.8A and a  power factor of 0.95. As can be observed in 
Fig. 19a DC-link voltages has been maintained as V1=40V, V2=20V, and V3=20V. 
The inductor current is also illustrated. Fig. 19c and 19d shows the result of the same 
experiment for a load current with a magnitude of 4A and a power factor of 0.8 
lagging. In both cases, the load voltage frequency is chosen to be 167Hz. 
 
(a) (c) 
 
(b) 
 
(d) 
Fig. 19: Experimental results 
Low inductive load (PF=0.95 , IM=0.8A): a) DC-link voltages and inductor current b) load voltage and 
load current  
High inductive load (PF=0.8 , IM=4A): c) DC-link voltages and inductor current d) load voltage and 
load current 
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VII. Conclusion 
The three-output voltage sharing converters presented in this paper have been 
mathematically analysed and proven to be appropriate to improve the quality of the 
application of PV by means of four-level asymmetrical diode-clamped inverter 
supplying highly resistive loads.  
Balanced and asymmetrical voltage at the input of the inverter and a high modulation 
index for a wider rang of reference voltage magnitude are the advantages of the 
proposed combination of 3OVS converters and diode-clamped inverter. 
The number of switches used in the proposed converter is compensated by the extra 
voltage level produced through the controlled asymmetrical inputs of the inverter. In 
addition, the size of DC-link capacitors would be smaller than their conventional 
counterparts. 
Simulation results have been presented to illustrate the performance of the proposed 
converter. Some experiments have been performed to test the capabilities of Boost-
3OVS as an example. 
 
Appendix 
 
Dynamic equations of 3OVS converters are presented in this section. In addition, the 
state space form of dynamic equations is formulated to present a functional view of 
the DC-DC converter.   
Considering Fig. 3 and writing KCL equations at midpoints of DC-link voltages, 
currents conducted to DC-link capacitors and derivation of capacitor voltages as 
functions of inductor current (iL(t)) and duty cycles (Dj(t)) are calculated in (24). 
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Eliminating iCj(t) from right hand side of equations (24) results in (25) that is 
derivation of DC-link voltages as functions of  duty cycles, inductor current, and load 
currents. 
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Dynamic equation of the inductor current is given in (26) and is rewritten as a 
function of input voltage, DC-link voltages and duty cycles in (27). 
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The space state form of the dynamic equations of the 3OVS converters is presented 
in (28). 
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         (28) 
 
The controlling quantities are duty cycles of available switches in each topology. The 
controlled variables are DC-link voltage and inductor current. The output current 
(i0(t), i1(t), and i2(t)) are determined by load. In this paper, a single-phase 
asymmetrical four-level diode-clamped inverter is considered as the application and 
the inverter supplies a linear load since it is the common case. These current and the 
input voltage act as the inputs of the system. 
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